Instruction Set Architecture (I)

Today's Menu:

- **ISA & Assembly Language**
- **Instruction Set Definition**
	- \triangleright Registers and Memory
	- \triangleright Arithmetic Instructions
	- \triangleright Load/store Instructions
	- \triangleright Control Instructions
	- \triangleright Instruction Formats
	- \triangleright Example ISA: MIPS

Summary

Instruction Set Architecture (ISA)

The Big Picture

Assembly Language

- **Interface** the architecture presents to user, compiler, & operating system
- \triangleright "Low-level" instructions that use the datapath & memory to perform basic types of operations
	- \triangleright arithmetic: add, sub, mul, div
	- logical: and, or, shift
	- \triangleright data transfer: load, store
	- \triangleright (un)conditional branch: jump, branch on condition

Software Layers

- ► High-level languages such as C, C++, FORTRAN, JAVA are translated into assembly code by a **compiler**
- Assembly language translated to machine language by **assembler**

Basic ISA Classes

Memory to Memory Machines

- Can access memory directly in instructions: e.g., **Mem[0] = Mem[1] + 1**
- \triangleright But we need storage for temporaries
- \triangleright Memory is **slow** (hard to optimize code)
- \triangleright Memory is **big** (need lots of address bits in code \rightarrow large code)

Architectural Registers

- registers can hold **temporary variables**
- registers are (unbelievably) **faster** than memory
- \triangleright memory traffic is reduced, so program is sped up (since registers are faster than memory)
- \circ code density improves \rightarrow smaller code (since register named with fewer bits than memory location)

Basic ISA Classes (cont'd)

- **Accumulator** (1 register)**:**
	- \triangleright 1 address add A acc ← acc + mem[A] \triangleright 1+x address addx A acc ← acc + mem[A + x]
- **General Purpose Register File** (Load/Store)**:**
	- \triangleright 3 address add Ra Rb Rc Ra ← Rb + Rc **b Ra** ← mem[Rb] store Ra Rb mem[Rb] ← Ra

General Purpose Register File (Register-Memory)**:**

- **► Stack** (not a register file but an operand stack)
	- \triangleright 0 address add tos ← tos + next (tos=top of stack)

Comparison:

 \triangleright Bytes per instruction? Number of Instructions? Cycles per instruction?

Comparing Number of Instructions

 \triangleright Code sequence for $C = A + B$ for four classes of instruction sets:

MIPS is one of these: this is what we'll be learning

General Purpose Register Machines Dominate

- **Literally all machines use general purpose registers**
- **Advantages of registers**
	- **registers are faster than memory**
		- **memory traffic is reduced, so program is sped up** (since registers are unbelievably faster than memory)
	- **registers can hold variables**
		- **registers are easier for a compiler to use:**
			- $(A*B) (C*D) (E*F) \rightarrow can$ do multiplies in any order vs. stack
		- **code density improves**
			- (since register named with fewer bits than memory location)

Example: MIPS Assembly Language Notation

Instruction Set Definition (programming model)

- **Objects** = architected entities = machine state
	- **Registers**
		- \triangleright General purpose
		- \triangleright Special purpose (e.g. program counter, condition code, stack pointer)
	- **Memory locations**
		- \triangleright Linear address space: 0, 1, 2, ..., 2^S-1
- **► Operations** = instruction types
	- **Data operation**
		- \triangleright Arithmetic (add, multiply, subtract, divide, etc.)
		- \triangleright Logical (and, or, xor, not, etc.)
	- **Data transfer**
		- \triangleright Move (register \rightarrow register)
		- \triangleright Load (memory \rightarrow register)
		- \triangleright Store (register \rightarrow memory)

Instruction sequencing

- \triangleright Branch (conditional, e.g., less than, greater than, equal)
- \triangleright Jump (unconditional)

Registers and Memory (MIPS)

32 registers provided

- \triangleright R0 .. R31
	- \triangleright You'll sometimes see \$ instead of R (R6 and \$6 both denote register 6)
- \triangleright Some special-use registers
	- Register **R0** is hard-wired to **zero**
	- Register **R29** is the **stack pointer**
	- Register **R31** is used for procedure **return address**

Arithmetic instructions operands must be registers

 \rightarrow This is a load/store machine! Must load all data to registers before using it.

Memory Organization

- **Viewed as a large, single-dimension array, with an address.**
	- **A memory address is an index into the array**
	- **"Byte addressing" means that the index points to a byte of memory.**
- **Bytes are nice, but most data items use larger "words"**
	- **For MIPS, a word is 32 bits or 4 bytes.**

Byte-addressable view of memory

Word-aligned view of memory

Memory Organization

 Bytes are nice, but most data items use larger "words" For MIPS, a word is 32 bits or 4 bytes.

- **32-bit computer:**
	- ▶ 2³² bytes with byte addresses from 0 to 2³²-1
	- \triangleright 2³⁰ words with byte addresses 0, 4, 8, ... 2³²-4
- **Words are aligned**

what are the least 2 significant bits of a word address?

Addressing Objects: Endianess

- \triangleright Big Endian: address of most significant byte = word address $(x \times 00 =$ Big End of word)
	- \triangleright IBM 360/370, Motorola 68k, MIPS, Sparc, HP PA
- \blacktriangleright Little Endian: address of least significant byte = word
	- address (xx00 = Little End of word)
		- \triangleright Intel 80x86, DEC Vax, DEC Alpha
- \blacktriangleright Programmable: set a bit at boot time
	- \triangleright IBM/Motorola PowerPC

Addressing Objects: Alignment

- ▶ Hardware may or may not support "unaligned" load/store \triangleright E.g., Load word from address 0x203
- \blacktriangleright Possible alternatives:
	- \triangleright Full hardware support, multiple "aligned" accesses by hardware
	- \triangleright Hardware trap to OS, multiple "aligned" accesses by software
	- Compiler can guarantee/prevent "unaligned" accesses

Instruction Cycle (execution model)

Sequential Execution Model

- Program is a **sequence** of instructions
- Instructions are **atomic** and executed **sequentially**

Stored Program Concept

- Program and data **both** are stored in memory
- Instructions are **fetched** from memory for execution

Instruction Cycle (execution model)

ISA Issues

Get instruction from memory

Instruction Format/Encoding

Addressing Modes

Op-codes and Data Types

Addressing Modes

Instruction Sequencing

Executing an Assembly Instruction

- **Program Counter** holds the instruction address
- Sequencer (FSM) fetches instruction from memory and puts it into the Instruction Register
- Control logic *decodes* the instruction and tells the register file, alu and other registers what to do
- If an ALU operation (e.g. add) data flows from register file, through ALU and back to register file

Register File Program Execution

Register File Program Execution

Try This

$$
\begin{array}{ll} \n \blacktriangleright & f = (g + h) - (i + j) \\ \n \triangleright & R16 == f, R17 == g, R18 == h, R19 == i, R20 == j \n \end{array}
$$

Try This

$$
\begin{array}{ll} \n \blacktriangleright & f = (g + h) - (i + j) \\ \n \triangleright & R16 == f, R17 == g, R18 == h, R19 == i, R20 == j \n \end{array}
$$

Accessing Data

- ALU generated address
- Address goes to *Memory Address Register*
- When memory is accessed, results are returned to *Memory Data Register*
- Notice that data and instruction addresses can be the same - both just address memory

Memory Operations - Loads

 Loading data from memory R6 <-- mem[0x14] Assume &A = 0x14

addi: adds 16-bit constant to source register

Memory Operations - Loads

 Loading data from memory R6 <-- mem[0x14] Assume &A = 0x14

Memory Operations - Loads (con't)

 Address can also be computed by adding an offset to register LW R6, 0(R5) R6 <-- memory[0 + R5]

Try This: Memory Operations - Stores

 Storing data to memory works essentially the same way A = 200; let'**s assume &A = 0x18 mem[0x18] <-- 200**

Try This: Memory Operations - Stores

 Storing data to memory works essentially the same way A = 200; let'**s assume &A = 0x18 mem[0x18] <-- 200**

Instruction Format (Machine Language)

add R8, R17, R18

- \triangleright is stored in binary format as 00000010 00110010 01000000 00100000
- \triangleright MIPS lays out instructions into "fields"

MIPS Instruction Formats

More than more than one format for instructions, usually

- Different kinds of instructions need different kinds of fields, data
- \triangleright Example: 3 MIPS instruction formats

Questions:

-
-

 31 **I-format: How big an immediate can you have? Is that big enough? (What's the maximum value?) J-format: How far can you jump in instructions?**

Constants

Small constants are used quite frequently (50% of operands)

- e.g., $A = A + 5$; $B = B + 1$; $C = C - 18$;
- ▶ Solutions? Why not....
	- \triangleright ... just put 'typical constants' in memory and load them.
	- \triangleright ... just create hard-wired registers (like \$zero) for constants like one.

MIPS Instructions:

How do we get these constants in a efficient way?

How do we make this work?

Loading Immediate Values

 How do we put a constant (immediate) value into a register? Put the value **100** into register **R6**: **R6 <- R0** + **100 = 0+100 = 100**

MIPS Machine Language

From back cover of Patterson and Hennessy

Loading Immediate Values

 What'**s the largest immediate value that can be loaded into a register?**

But, then, how do we load larger numbers?

Load Upper Immediate

Example: lui R8, 255

Transfers the immediate field into the register'**s top (upper) 16 bits and fills the register**'**s lower 16 bits with zeros R8[31:16] <-- IR[15:0] ; top 16 bits of R8 <-- bottom 16 bits of the IR R8[15:0] <-- 0 ; bottom 16 bits of R8 are zeroed**

Larger Constants?

- ▶ We'd like to be able to load a 32 bit constant into a register
- **Must use 2 instructions: first, new "load upper immediate" instruction**

▶ Second, must then get the lower order bits right, i.e.,

ori \$t0, \$t0, 1010101010101010

Control (Instruction Sequencing)

Decision making instructions

- These instructions **alter** the "**control flow**"
- Means they **change** the "next" instruction to be executed

MIPS conditional branch instructions:

bne \$t0, \$t1, Label beq \$t0, \$t1, Label

Example: if $(i == j)$ h = i + j;

line $$s0$, $$s1$, Label	Branch here if				
Label:	...	$$s0$	$$s1$	$$s0$	$= $s1$

Control (Instruction Sequencing)

MIPS unconditional branch instructions:

```
j label
```
Example:

 OK, so with these--Can you build a simple for(…) {…} loop?

Branch Instructions

 They exist because we need to change the program counter if ($a == b$) $c = 1$; **else c = 2;**

- ▶ bne (branch not equal) compares regs and branches if regs "!="
	- **j (jump) goto address, unconditional branch**

Assume R5 == a; R6 == b; R7 == c

Branch Instructions

 Branch instructions are used to implement C-style loops for (j = 0; j < 10; j++){ $b = b + j$; **}**

assume R5 == j; R6 == b;

Addresses in Branches and Jumps

Instructions:
bne \$t4,\$t5,Label

banary Next instruction is at Label if $$t4$!= $$t5$ **beq \$t4,\$t5,Label Next instruction is at Label if \$t4 == \$t5 j Label Next instruction is at Label**

Formats:

► Hey, the addresses in these fields are not 32 bits ! — How do we handle this?

Addresses in Branches

Instructions:

bne \$t4,\$t5,Label Next instruction is at Label if \$t4 != \$t5 beq \$t4,\$t5,Label Next instruction is at Label if \$t4 == \$t5 j Label Next instruction is at Label

Formats:

Could specify a register and add it to this 16b address

- \triangleright Use the PC + (16-bit relative **word** address to find the address to jump to)
- Note: most branches are **local** ("principle of locality")

Jump instructions just use the high order bits of PC

- \triangleright 32-bit jump address = 4 (most significant) bits of PC concatenated with 26-bit word address (or 28-bit byte address)
- \triangleright Address boundaries of 256 MB

Branch Instructions

```
 Example 
    for ( j = 0; j < 10; j++){ 

    } 
assume R5 == j; R6 == b;
Add Mnemonic Description (comment)
0x00 addi R5, R0, 0 ; R5 <-- 0 + 0 
0x04 addi R1, R0, 10 ; R1 <-- 0 + 10 
0x08 beq R5, R1, 0x18 ; if ( R5 == 10) goto 0x18 
0x0C add R6, R6, R5 ; R6 <-- R6 + R5 
0x10 addi R5, R5, 1 ; R5 \leftarrow R5 + 1
0x14 j 0x08 ; goto 0x08 
0x18 … ; pop out of loop, continue 
0x08 4 5 1 1 3 PC = PC + 4 + (3<<2)
0x14 2 2 PC=[PC(31:28):2]<<2
       4 5 1 3
       2 2
```
Conditional Branch Distance

Conditional Branch Addressing

- **PC-relative since most branches are relatively close to the current PC address**
- **At least 8 bits suggested (± 128 instructions)**
- **Compare Equal/Not Equal most important for integer programs (86%)**

Full MIPS Instruction Set

Generic Examples of Instruction Format Widths

Better for generating compact code

Easier to use for generating assembly code

Summary of Instruction Formats

- \blacktriangleright If code size is most important, use variable length instructions
- If performance is most important, use fixed length instructions
- ▶ Recent embedded machines (ARM, MIPS) have an optional mode to execute subset of 16-bit wide instructions (Thumb, MIPS16); per procedure, decide which one of performance or density is more important

Observation

 "**Simple**" **computations, movements of data, etc., are not always** "**simple**" **in terms of a single, obvious assembly instruction**

- \triangleright Often requires a sequence of even more primitive instructions
- \triangleright One options is to try to "anticipate" every such computation, and try to provide an assembly instruction for it **(Complex Instruction Set Computing = CISC)**
	- **PRO**: assembly programs are easier to write by hand
	- \triangleright **CON**: hardware gets really, really complicated by instructions used very rarely. Compilers might be harder to write
- \triangleright Other option is to provide a small set of essential primitive instructions **(Reduced Instruction Set Computing = RISC)**
	- **CON**: anything in a high level language turns into LOTS of instructions in assembly language
	- **PRO**: hardware and compiler become easier to design, cleaner, easier to optimize for speed, performance

- **Architecture = what**'**s visible to the program about the machine** \triangleright Not everything in the deep implementation is "visible"
- **Microarchitecture = what**'**s invisible in the deep implementation**

A big piece of the ISA = assembly language structure

- \triangleright Primitive instructions, execute sequentially, atomically
- Issues are formats, computations, addressing modes, etc

We do one example in some detail: MIPS (from P&H Chap 3)

- \triangleright A RISC machine, its virtue is that it is pretty simple
- Can pick up the assembly language without too much memorization

Next lecture

 \triangleright Addressing modes